arm Research

Arm's role in co-design for the next generation of HPC platforms

DiRAC Science Day – September 2018

Filippo Spiga Software and Large Scale Systems

Introducing Arm &Arm in HPC

arm Research

© 2018 Arm Limited



Arm is Ubiquitous

- 21 billion chips sold by partners in 2017 alone
- Mobile/Embedded/IoT/ Automotive/Server/GPUs

Partnership is key


- We design IP, not manufacture chips
- Partners build products for their target markets

Arm is Ubiquitous

- One size is not always the best fit for all
- HPC is a great fit for codesign and collaboration


The Arm Business Model

Deploy energy-efficient Arm-based technology, wherever computing happens...



The Arm Business Model

Design of intellectual property (IP) and license to anyone who want to use into their chips.







Arm application processors are everywhere

Cortex-A CPUs cover a wide variety of markets

- Scale efficiently to substantially higher performance •
- Fit even more compute in a smaller footprint with less power •



History of Arm in HPC



Deployments: GW4 "Isambard"

- New Tier-2 HPC system for GW4
- CRAY XC50 "Scout" platform
- 10,000+ Arm cores
- Based on Cavium ThunderX2 processors (top bin)
- Cray Aries interconnect
- Cray Programming environment
 - Arm tools also available



Isambard hardware, photo from ISC18

More info: <u>http://www.goingarm.com/slides/2018/ISC2018/Isambard_ISC_GoingArm_June_2018.pdf</u>



Deployments: Catalyst UK

"Catalyst UK" program: deployments to accelerate the growth of the Arm HPC ecosystem in UK. Supported by industry and EPSRC.

Each machine will have:

- 64 HPE Apollo 70 systems, each with two 32-core Cavium ThunderX2 (i.e. 4096 cores per system), 128 GByte of memory (8 TByte total)
- Mellanox EDR
- Compute & Storage all Arm-based
- Full SW stack (compilers and libraries, both open-source and commercial)

Systems will be accessible to all UK communities via access rules set by each University

Hewlett Packard Enterprise







University of BRISTOL

Bristol: VASP, CASTEP, Gromacs, CP2K, Unified Model, NAMD, Oasis, NEMO, OpenIFS, CASINO, LAMMPS





EPCC: WRF, OpenFOAM, Two PhD candidates



Leicester (DiRAC): Dataintensive apps, genomics, MOAB Torque



Deployments: Astra (Sandia)

HPE system tailored for US NNSA application needs

- 2,592 HPE Apollo 70 compute nodes
 - Cavium Thunder-X2 ARM SoC, 28 core, 2.0 GHz
 - Memory per node: 128 GB (16 x 8 GB DR DIMMs)
- 5,184 CPUs, 145,152 cores
 - Aggregate capacity: 324TB
 - Aggregate bandwidth: 608TB/s (stream triad)
 - 2.3 PFLOPS peak
- InfiniBand EDR, Fat-Tree, Mellanox ConnectX-5
- Liquid cooled, total 1.2MW







More info: http://www.goingarm.com/slides/2018/ISC2018/HPEGoingArm SC18.pdf



Post-K system & first SVE CPU

A64FX Chip Overview

Architecture Features

- Armv8.2-A (AArch64 only)
- SVE 512-bit wide SIMD
- 48 computing cores + 4 assistant cores*
 *All the cores are identical
- HBM2 32GiB
- Tofu
 6D Mesh/Torus
 28Gbps x 2 lanes x 10 ports
- PCle Gen3 16 lanes

7nm FinFET


8,786M transistors

594 package signal pins

Peak Performance (Efficiency)

- >2.7TFLOPS (>90%@DGEMM)
- Memory B/W 1024GB/s (>80%@Stream Triad)

6



	A64FX (Post-K)	SPARC64 XIfx (PRIMEHPC FX100)
ISA (Base)	Armv8.2-A	SPARC-V9
ISA (Extension)	SVE	HPC-ACE2
Process Node	7nm	20nm
Peak Performance	>2.7TFLOPS	1.1TFLOPS
SIMD	512-bit	256-bit
# of Cores	48+4	32+2
Memory	HBM2	HMC
Memory Peak B/W	1024GB/s	240GB/s x2 (in/out)
All Rights Reserved. Copyright © FUJITSU LIMITED 2		

FUĴĨTSU



Announced at Hot Chips '30 in Summer 2018

Fully operational by 2020/2021



Arm SVE Scalable Vector Extension



© 2018 Arm Limited

Evolution of Arm SIMD architectures

Armv6 SIMD

- 12 × 32-bit integer/core register file
- Integer only 2x16-bit fixed-point data elements

Armv7-A Advanced SIMD (aka Arm NEON)

- 16 × 128-bit SIMD register file, supporting well-conditioned memory data layouts
- Non-IEEE single-precision floating-point and 8/16/32-bit fixed-point data elements

Armv8-A AArch64 Advanced SIMD was an evolutionary step

- 32 × 128b SIMD register file, identical memory data layouts
- Full IEEE double-precision floating-point and 64-bit fixed-point data elements

But new markets for AArch64 (HPC) have demanded more radical features...

- Ability to vectorize irregular code and more complex data structures
- Longer vectors to extract more data-level parallelism per cycle









Scalable Vector Extension (SVE)

SVE does not mandate a single, fixed vector length

- Vector Length (VL) is hardware implementation choice of 128 to 2048 bits
- Vector Length Agnostic (VLA) programming paradigm made possible by the per-lane predication, predicate-driven loop control, vector partitioning and software-managed speculation

SVE is not a simple extension of AArch64 Advanced SIMD

- A separate, optional architectural extension with a new set of instruction encodings (ARMv8.3)
- Initial focus is HPC and general-purpose server software, not media/image processing

SVE begins to address traditional barriers to auto-vectorization

- Compilers often cannot vectorize due to intra-vector control and data dependencies
- Software-managed speculative vectorization allows more loops to be vectorized by a compiler

Example: daxpy (scalar)

```
// x0 = \&x[0]
                                                              // x1 = &y[0]
                                                              // x^2 = x^2
                                                              // x3 = \&n
                                                              daxpy :
                                                                        ldrsw
                                                                                          x3, [x3]
                                                                                          x4, #0
                                                                        mov
                                                                                          d0, [x2]
void daxpy(double *x, double *y, double a, int n)
                                                                        ldr
                                                                        b
                                                                                          .latch
{
   for (int i = 0; i < n; i++) {</pre>
                                                               .loop:
                                                                        ldr
                                                                                          d1, [x0, x4, lsl #3]
      y[i] = a * x[i] + y[i];
                                                                                          d2, [x1, x4, lsl #3]
                                                                        ldr
   }
                                                                                          d2, d1, d0, d2
}
                                                                        fmadd
                                                                                          d2, [x1, x4, lsl #3]
                                                                        str
                                                                        add
                                                                                          x4, x4, #1
                                                               .latch:
                                                                                          x4, x3
                                                                        cmp
                                                                        b.lt
                                                                                           .loop
                                                                        ret
```

daxpy (scalar)

daxpy (SVE)

```
daxpy :
                                                          daxpy :
                           x3, [x3]
         ldrsw
                                                                    ldrsw
                                                                             x3, [x3]
                           x4, #0
                                                                                      x4, #0
         mov
                                                                    mov
                           d0, [x2]
                                                                    whilelt p0.d, x4, x3
         ldr
                                                                             z0.d, p0/z, [x2]
                                                                    ld1rd
         b
                           .latch
.loop:
                                                           .loop:
         ldr
                           d1, [x0, x4, lsl #3]
                                                                    ld1d
                                                                                      z1.d, p0/z, [x0, x4, lsl #3]
         ldr
                           d2, [x1, x4, lsl #3]
                                                                    ld1d
                                                                                      z2.d, p0/z, [x1, x4, lsl #3]
                                                      d2, d1, d0, d2
                                                                    fmla
                                                                                      z2.d, p0/m, z1.d, z0.d
         fmadd
                           d2, [x1, x4, lsl #3]
                                                                    st1d
                                                                                      z2.d, p0, [x1, x4, lsl #3]
         str
         add
                           x4, x4, #1
                                                                    incd
                                                                             \mathbf{x4}
.latch:
                                                           .latch:
                                                                    whilelt p0.d, x4, x3
                           x4, x3
         cmp
         b.lt
                                                                   b.first .loop
                           .loop
         ret
                                                                    ret
```

Q1: How do we handle the non-multiples of VL?

Q2: What happens at different vector lengths?



SVE Programming

AssemblyFull ISA Specification: The Scalable Vector Extension for ARMv8-A(not suggested)Lots of worked examples, see "A sneak peek into SVE and VLA programming"

IntrinsicsArm C Language Extensions for SVE(only if needed)Arm Scalable Vector Extensions and application to Machine Learning

Auto-vectorization via GCC, Arm Compiler for HPC, Cray, Fujitsu

CompilerHints to the compiler via OpenMP: #pragma omp parallel for simdBest practice in writing parallel code



arm COMPILER

Commercial C/C++/Fortran compiler with best-in-class performance



Compilers tuned for Scientific Computing and HPC



Latest features and performance optimizations



Commercially supported by Arm

Tuned for Scientific Computing, HPC and Enterprise workloads

- Processor-specific optimizations for various server-class Arm-based platforms
- Optimal shared-memory parallelism using latest Arm-optimized OpenMP runtime

Linux user-space compiler with latest features

- C++ 14 and Fortran 2003 language support with OpenMP 4.5*
- Support for Armv8-A and SVE architecture extension
- Based on LLVM and Flang, leading open-source compiler projects

Commercially supported by Arm

 Available for a wide range of Arm-based platforms running leading Linux distributions – RedHat, SUSE and Ubuntu




LLVM and GCC upstreaming roadmap

Develop your user-space applications for future hardware today

2018

2019




arm Research

Source: Arm HPC Workshop Tokyo 2017 by Linaro


The Arm Instruction Emulator (ArmIE)

- ArmIE enables SVE studies in preparation for upcoming silicon
 - Emulates SVE instructions on existing Armv8 hardware
 - It enables vector length considerations for future micro-architectures and application optimisations
 - As an emulator, it allows for faster application runs and integrates with DBI tools
- Faster than architecture simulators (gem5)
 - Enables the study of larger input sizes in a fraction of time
 - Simulators can complement ArmIE with timing results
- Ideal for instruction/memory tracing and dynamic binary instrumentation (DBI)
 - Post-processing traces extend application analysis (cache simulator, etc.)
 - Helps with SVE-supported application development/optimisation





Instrumenting Aarch64 and SVE





Example: SVE Instruction Count Client

Simple SVE loop code example:

```
#define N 42
int a[N], b[N], c[N];
int main(void) {
  for(int i=0; i<N; ++i){
    a[i] = b[i] + b[c[i]];
  }
}</pre>
```

Compiling with Arm HPC compiler 18.4

\$ armclang -03 -march=armv8-a+sve sve_example.c -o sve_example



Example: SVE Instruction Count Client

• Run SVE binary without emulation

\$./sve_example

Illegal instruction

• Using ArmIE, full inscount of SVE example (512-bit vectors):

\$ armie -msve-vector-bits=512 -i libsve_inscount.so -- ./sve_example

83971 instructions executed of which 22 were SVE instructions

• Exclude shared libraries by adding "-only_from_app" to inscount:

127 instructions executed of which 22 were SVE instructions



Exploring SVE for scientific applications

<u>Objective</u>: understand if apps cat benefit from SVE, assess quality and readiness of tools


- Various Arm-based SoC (Huawei Taishan)
- Several applications of interest: QE, KKRnano, GRID, BQCD
- Results on MiniKKR show Arm-based SoC (no SVE) similar performance versus x86
- Estimate performance using instruction/branch counting (*dynamic*) and critical path analysis (*static*)



"Early Experience with ARM SVE", presented at SC'17 Arm SVE User Meeting by D. Pleiter (JSC)
<u>http://www.goingarm.com/slides/2017/SVE_SC17/GoingArm_SVE_SC17_Arm_Dirk.pdf</u>
"Exploring SVE for scientific applications", presented at HiPEAC'18 by S. Nassyr (JSC)
<u>http://www.goingarm.com/slides/2018/HiPEAC2018/julich_hipeac_goingarm_2018.pdf</u>

Arm Allinea Studio

A quick glance at what is in Arm Allinea Studio (latest 18.3)



CIMPERFORMANCE LIBRARIES

Optimized BLAS, LAPACK and FFT



Commercially supported by Arm





Validated with NAG test suite Commercial 64-bit Armv8-A math libraries

- Commonly used low-level math routines BLAS, LAPACK and FFT
- FFTW compatible interface for FFT routines
- Batch BLAS support

Best serial and parallel performance

- Generic Armv8-A optimizations by Arm
- Tuning for specific platforms like Cavium ThunderX2 in collaboration with silicon vendors

Validated and supported by Arm Engineers

- Available for a wide range of server-class Arm-based platforms
- Validated with NAG's test suite, a de-facto standard



Arm HPC Ecosystem website

House for Arm's HPC ecosystem, information channels, and collaboration

- Latest events, news, blogs
- Webinars (YouTube), whitepapers and presentations
- Links to OSS & commercial HPC packages
- Recipes for porting HPC apps
- New Arm HPC User Group Forum



www.arm.com/hpc



Thank You! Danke! Merci! 谢谢! ありがとう! **Gracias!** Kiitos!

CIM Research

Thanks to Eric Van Hensbergen, Chris Goodyer, Miguel Tairum-Cruz, Alex Rico, Jose Joao, Giacomo Gabrielli , Olly Perks The Arm trademarks featured in this presentation are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

CIM Research

www.arm.com/company/policies/trademarks